



Pin Description

- 40V/150A
- $R_{DS(ON)}=2m\Omega$ (typ) @VGS=10V
 $R_{DS(ON)}=3m\Omega$ (typ) @VGS=4.5V
- 100% UIS & RG Tested
- Reliable and Rugged
- Lead Free and Green Devices Available (RoHS Compliant)



PDFN5*6



N-Channel MOSFET

Applications

- Power Management for Industrial DC/DC Converters

Absolute Maximum Ratings (T_A= 25°C unless otherwise noted)

Symbol	Parameter	Rating	Unit	
Common Ratings				
V _{DSS}	Drain-Source Voltage	40	V	
V _{GSS}	Gate-Source Voltage	±20		
I _D ^G	Continuous Drain Current	T _C =25°C	150	
		T _C =25°C	150	
		T _C =100°C	113	
I _{DM} ^C	Pulsed Drain Current	450	A	
P _D ^B	Power Dissipation	T _C =25°C	120	
		T _C =100°C	80	
I _S ^G	Diode Continuous Forward Current	150	A	
T _{STG} , T _J	Storage Temperature Range	-55 to 150	°C	
I _{AS} ^C	Single pulsed avalanche Current	47	A	
E _{AS} ^C	Single pulsed avalanche energy	L=0.3mH	331	mJ
R _{θJC}	Thermal Resistance-Junction to Case	0.8	°C/W	
R _{θJA} ^{AD}	Thermal Resistance-Junction to Ambient	t≤10S		20
		Steady State		50

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	40			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V T _J =55°C			1 5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1	1.9	2.5	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =20A T _J =125°C		2 3.25	3.5 4	mΩ
		V _{GS} =4.5V, I _D =20A		3	4.5	mΩ
g _{FS}	Forward Transconductance	V _{DS} =5V, I _D =20A		100		S
V _{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V
I _S	Maximum Body-Diode Continuous Current ^G				120	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =20V, f=1MHz		5225		pF
C _{oss}	Output Capacitance			895		pF
C _{rss}	Reverse Transfer Capacitance			200		pF
R _g	Gate resistance	f=1MHz	1	2	3.1	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge	V _{GS} =10V, V _{DS} =20V, I _D =20A		68	95	nC
Q _g (4.5V)	Total Gate Charge			28	40	nC
Q _{gs}	Gate Source Charge			16.5		nC
Q _{gd}	Gate Drain Charge			4.5		nC
Q _{oss}	Output Charge	V _{GS} =0V, V _{DS} =20V		37		nC
t _{D(on)}	Turn-On DelayTime	V _{GS} =10V, V _{DS} =20V, R _L =1Ω, R _{GEN} =3Ω		12.5		ns
t _r	Turn-On Rise Time			9.5		ns
t _{D(off)}	Turn-Off DelayTime			57.5		ns
t _f	Turn-Off Fall Time			10.5		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =20A, di/dt=500A/μs		20		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =20A, di/dt=500A/μs		60		nC

A. The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The Power dissipation P_{DSM} is based on R_{θJA} ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

I. The maximum current rating is silicon limited

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Coss stored Energy




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Figure D: Diode Recovery Test Circuit & Waveforms



PDFN5*6 OUTLINE

